Research and Design of Portable Fault Recorder Based on FPGA
نویسندگان
چکیده
منابع مشابه
An Efficient LUT Design on FPGA for Memory-Based Multiplication
An efficient Lookup Table (LUT) design for memory-based multiplier is proposed. This multiplier can be preferred in DSP computation where one of the inputs, which is filter coefficient to the multiplier, is fixed. In this design, all possible product terms of input multiplicand with the fixed coefficient are stored directly in memory. In contrast to an earlier proposition Odd Multiple Storage ...
متن کاملPortable Recorder in Hypertensive Patients
THE clinical significance of the "casual" arterial blood pressure level recorded in a physician's office or in an outpatient clinic is often difficult to interpret.1-12 As most physicians are aware, such casual readings may not be representative of the patient's usual blood pressure. Clinical investigators have therefore measured the blood pressure iri a variety of circumstances in the hope of ...
متن کاملDesign and Simulation of a Modified 32-bit ROM-based Direct Digital Frequency Synthesizer on FPGA
This paper presents a modified 32-bit ROM-based Direct Digital Frequency Synthesizer (DDFS). Maximum output frequency of the DDFS is limited by the structure of the accumulator used in the DDFS architecture. The hierarchical pipeline accumulator (HPA) presented in this paper has less propagation delay time rather than the conventional structures. Therefore, it results in both higher maximum ope...
متن کاملPortable data acquisition system based on FPGA and USB
Nowadays, along with the development of technology of the high-speed Analog to Digital Converter (ADC) and Field Programmable Gate Array (FPGA), the design and the implementation of high-speed and highaccuracy data acquisition system is also becoming economic and feasible. In this paper, we designed a high-speed, high-precision, portable data acquisition and processing system in Altera Corporat...
متن کاملHigh-Level Design of Portable and Scalable FPGA Accelerators
This paper presents our approach for making FPGA accelerators accessible to software (SW) programmers. It is intended as a starting point for collaborations with other groups pursuing similar objectives. We report on our current SAccO platform (Scalable Accelerator platform Osnabrück) [1], [2] and the planned project extending this platform. SAccO is used for accelerating parts of multi-process...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Energy Procedia
سال: 2011
ISSN: 1876-6102
DOI: 10.1016/j.egypro.2011.10.093